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ABSTRACT
In the latest decade, the IT industry shifted from single
to multicore processors. Multicore processors require better
support from operating systems and runtimes to allow ap-
plications to achieve predictable performance and guarantee
quality of service (QoS). Finding a proper schedule to yield
the specified performance for single and multi-threaded ap-
plications can be cumbersome; dealing with multi-program-
med workloads may be even worse.
We present a performance-aware QoS-driven scheduler for
multicore processors, which exploits the availability of run-
time application-specific performance measurements to de-
termine a suitable allotment of cores for multi-programmed
workloads so as to achieve the desired level of QoS. The pro-
posed scheduler is meant to be implemented in user-mode
and harnesses an auto-regressive moving average performance
model to put in a relationship performance measurements
and resource allocation and is capable of embodying appli-
cations’ characteristics such as execution phases.
Categories and Subject Descriptors
D.4.1 [Operating Systems]: Process Management—Schedul-
ing ; D.4.8 [Operating Systems]: Performance—Measure-
ments; Modeling and prediction; Monitors
General Terms
Design, Management, Measurement, Performance
Keywords
Operating systems, Performance measurement, Performance
modeling, Resource allocation
1. INTRODUCTION
Multicore processors are ubiquitous in desktops, servers,
and embedded devices [1, 18, 20]. Computer architects de-
signed multicore processors to overcome the limitations of
superscalar processors (e.g., poor performance per Watt ra-
tios) whose performance stopped growing at historical rate.
This paradigm shift considerably increased the burden on
systems’ and applications’ programmers. Nowadays, com-
modity operating systems schedulers fail in taking full ad-
vantage of multicore processors when scheduling multi-pro-
grammed workloads of multi-threaded applications [21]. They
are oblivious of applications’ characteristics (e.g., execution
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phases) and the resulting resource allocation may lead to un-
predictable performance [14]. Judicious management of on-
chip shared resources is critical to deliver predictable perfor-
mance and (if possible) guarantee QoS.
Characterizing applications by means of their instructions’
throughput [3], miss rate curves [26], speedup, efficiency (i.e.,
speedup over resource allocation) [10], etc. to overcome the
inefficiencies of commodity schedulers is a widely accepted
practice [9, 21]. Characterization can be performance either
oﬄine, online, or by means of a mix of both. Profiling ap-
plications oﬄine using reference (i.e., training) inputs may
not uncover execution phases that depends on the input it-
self. Moreover, anticipating a significant set of environmen-
tal conditions (i.e., number of different multi-programmed
workloads) is nearly prohibitive and, if possible, is likely to
be time-consuming. As an alternative, it is possible collect-
ing information at runtime to infer applications’ character-
istics and harnessing feedback-based mechanisms.
We understand and appreciate the value of oﬄine analy-
sis that can uncover fine-grained information; however, we
advocate online characterization is key to guarantee QoS.
Moreover, we cannot expect applications’ programmers or
even users to employ machine-specific performance measure-
ments like instructions per cycle (IPC) or last-level cache
(LLC) miss rate. Instead, we claim application-specific per-
formance measurements (e.g., frames/s for a video encoder
or decoder) can be as effective as low-level once when har-
nessing feedback-based mechanisms. In addition, they are
meaningful for applications’ programmers and users since
they address the impedance-mismatch problem [8] by turn-
ing the resource allocation problem into a goal definition
problem, which is later bound to resource allocation.
To this end, this paper presents a performance-aware QoS-
driven scheduler for multicore processors running multi-pro-
grammed workloads and makes the following contributions:
• Introducing a simple yet effective user-mode perfor-
mance monitoring infrastructure to instrument appli-
cations so as to make application-specific performance
measurements system-wide accessible and allow users
specifying QoS requirements;
• Exploiting a first order discrete-time auto-regressive
moving-average (ARMA) performance model to estab-
lish the relationship between resource allocation and
performance measurements;
• Harnessing online estimation to discover the perfor-
mance model’s parameters through a recursive least
square (RLS) filter, thus uncovering applications’ char-
acteristics such as coarse-grain execution phases [24];
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Figure 1: System architecture diagram. Each application
is coupled with an instance of the performance monitor
and one of the performance model and performance man-
ager. A single resource allocator normalizes applications’
resource demands.
• Implementing a performance manager leveraging a pro-
portional-integral (PI) controller feeding resource de-
mands to a fair resource allocator , which exploits well-
established resource allocation mechanisms.
In the rest of this paper: Section 2 illustrates the design
principles and gives development insights. Section 3 presents
an experimental campaign showing the validity of the pro-
posed approach. Section 4 goes through the related works
and, finally, Section 5 concludes the paper.
2. DESIGN AND DEVELOPMENT
The scheduler proposed in this paper leverages a classic
feedback-based structure consisting of three distinct phases
respectively devoted to:
1. Monitor applications to gather performance measure-
ments;
2. Evaluate the scheduler’s policy devising a thread to
core mapping so as to guarantee (if possible) QoS;
3. Apply the mapping migrating threads as needed.
These three phases construct a closed loop as depicted in
Figure 1.
2.1 Performance Monitoring
The Heart Rate Monitor (HRM) [25] is an open source
monitoring infrastructure that compute application-specific
performance measurements on which users can specify QoS
requirements through applications’ instrumentation. Adap-
tation policies, which can be implemented in kernel [5, 25]
and user-space [19], can exploit the availability of perfor-
mance measurements and QoS requirements to affect appli-
cations’ execution. HRM is tightly integrated with the Linux
kernel since its primary goal was to export application-spe-
cific performance measurements to the kernel-space.
This paper proposes a more general approach leveraging
a user-space scheduler that can run on top of most POSIX-
compliant operating systems (e.g., GNU/Linux, BSD, . . . )
with minimal changes. Due to this reason, we developed a
portable user-mode performance monitoring infrastructure:
libthroughput with performance comparable to that of HRM.
libthroughput delivers competitive performance with respect
to HRM and provides similar functionality: first, performance
measurements for both single and multi-threaded applica-
tions and multi-programmed applications, second, QoS re-
quirements specification.
libthroughput collects application-specific performance mea-
surements representing applications’ throughput. As an ex-
ample, consider the x264 video encoder, which implements
the H.264/MPEG-4 Part 10 or Advanced Video Coding (AVC)
standard, included in the PARSEC 2.1 benchmark suite [6].
The parallel algorithm of x264 harnesses a virtual pipeline
with one stage per frame. x264 processes in parallel a num-
ber of pipeline stages equal to the number of encoder threads
realizing a sliding window moving from the beginning to the
end of the pipeline. Once the execution of a stage finishes
the encoder thread handling the stage issues a signal, which
in the context of x264 signifies the completion of a frame.
Users can specify QoS requirements through a meaningful
performance measurement like frames/s.
2.2 Performance Modeling and Management
The proposed user-space scheduler leverages a first order
discrete-time ARMA performance model that established
the relationship between the resource allocation and perfor-
mance measurements. Equation (1) reports the mathemati-
cal formulation where r(k) and r(k+1) are the performance
measurements at the k-th and (k + 1)-th control steps, re-
spectively. c(k) is the subset of cores allocated to the ap-
plication. a and b are the performance model’s parameters
whose values depend on the application, the workload, and
the system.
r(k + 1) = a · r(k) + b · c(k) (1)
The proposed user-space scheduler employs a recursive
least squares (RLS) filter, which is a common choices among
least squares and Kalman filters [22], to perform online es-
timation of the performance model’s parameters. Online es-
timation allows the user-space scheduler to capture applica-
tions’ characteristics such as execution phases, which changes
the relationship between the resource allocation and perfor-
mance measurements. Section 3.1 reports a thorough valida-
tion of the performance model.
Starting from the performance model reported in Equa-
tion (1) we devised a performance manager leveraging a PI
controller that responds to errors (i.e., difference between
the QoS requirements and performance measurements) by
means of two terms: a proportional and an integral term.
The proportional term changes its effect according to the
current value of the error and in a way that reduces the
future values of the error. The integral term changes its ef-
fect incrementally accounting for the past values of the error.
The choice of neglecting the derivative term, thus the use of
a PID controller, translates into a little loss of control but,
at the same time, leads to notable less noise.
Equation (2) reports the mathematical formulation of the
PI controller for application i.
ci(k) = ci(k − 1) +
1− p
b
· ei(k)− a ·
1− p
b
· ei(k − 1) (2)
ci(k) and ci(k − 1) are the subset of cores required by the
application between the k-th and the (k+1)-th control steps
to respect the QoS requirement and the subset of cores allo-
cated to the application between the (k−1)-th and the k-th
control steps, respectively. ei(k) and ei(k− 1) are the errors
at the k-th and (k − 1)-th control steps, respectively; the
errors are computed as r¯i − ri(k) and r¯i − ri(k − 1), where
r¯i is the QoS requirement.
We synthesized the PI controller by applying classical
control theory techniques as explained by Levin [16] and
constrained the transfer function to have a single pole in
p. The controller’s parameter p affects the responsiveness;
if the value is chosen in the interval (−1, 1) the system is
guaranteed to be stable as long as the performance model
holds.1 Furthermore, if the value is chosen in the interval
(0, 1) the system is guaranteed to avoid oscillations. In gen-
eral, large values in the interval (0, 1) translate into a slower
but smoother response, while small values translate into a
faster but rougher response.
2.3 Resource Allocation
Each performance manager i computes the subset of cores
the application i requires to satisfy the QoS requirement.
These computations are carried on independently, thus re-
sulting in either a demand that can or cannot be satisfied
by the number of cores available in the system.
Whenever the demand can be satisfied the user-space sched-
uler can exploit an energy-aware policy shutting down un-
used cores through clock and power gating.
On the other hand, if the demand cannot be satisfied,
the resource allocator can harness many different policies.
We propose re-distributing cores according to performance
managers’ demands following a performance-aware fair pol-
icy similar to one we proposed with Metronome [25]. Equa-
tion (3) reports the mathematical formulation of the re-dis-
tributing filter where c¯ is number of cores available in the
system and c˜i(k) is the proportional demand for application
i at the k-th control step.
c˜i(k) = ci(k) ·
c¯
∑
j
cj(k)
(3)
The resource allocator is also in charge of rounding the
floating-point number of cores as needed and inform per-
formance managers to avoid compromising the auto-tuning
process. Moreover, the resource allocator ensures that appli-
cations receive at least one core at every control step main-
taining the highly desirable non-starvation property of most
commodity schedulers.
Alternative policies can employ weights to provide addi-
tional knobs and different service levels for different users.
2.4 Prototype for GNU/Linux
The overall design of the user-space scheduler is general
enough to be implemented on top of most POSIX-compliant
operating systems. Given our design, we developed a proto-
type on top of the GNU/Linux operating system and its
commodity scheduler.
Both performance monitoring and resource allocation heav-
ily relies on the infrastructure provided by GNU/Linux. lib-
throughput exploits cgroups [4] to inform the resource allo-
cator about which threads belong to which application by
creating a new cgroup for each application. The resource al-
locator maps threads belonging to an application to a subsets
of cores by harnessing the cpuset subsystem of cgroups.
3. EVALUATION
We run all the experiments to evaluate the effectiveness
of the performance-aware QoS-driven scheduler on a Dell
Precision T3500 server with an Intel Xeon Processor W3670
and 12 GB of Single Ranked DIMMs. The processor fea-
tures 6 cores clocked at 3.20 GHz and sharing 12 MB of last-
level cache. Each memory module runs at 1066 MHz. We
1The use of adaptive control through the RLS filter enforces
the performance model.
Table 1: Performance model assessment through the av-
erage and the standard deviation of the coefficient of
determination and the mean absolute percentage error
over six static resource allocations
application R2 [0, 1] MAPE [%]
avg. std dev. avg. std dev.
blackscholes 0.97 0.01 0.63 0.04
bodytrack 0.86 0.02 1.10 0.05
canneal 0.96 0.01 0.95 0.04
dedup 0.73 0.02 3.38 0.17
facesim 0.89 0.02 1.03 0.04
ferret 0.92 0.02 0.83 0.03
swaptions 0.98 0.01 0.51 0.02
x264 0.72 0.03 5.48 0.26
disabled the Enhanced Intel SpeedStep Technology, the In-
tel TurboBoost Technology, and the Intel Hyper-Threading
Technology to simplify our analysis. The operating system
is Debian GNU/Linux 7.0 x86-64 with the Linux kernel 3.2.
3.1 Performance Model Validation
We evaluate the effectiveness of the performance model
against a subset of the applications from the PARSEC 2.1
benchmark suite [6] instrumented with libthroughput . We
run each application 100 times randomly varying the subset
of cores allocated and collecting performance measurements
through libthroughput . We applied the least squares algo-
rithm to regress the performance model’s parameters.
We then run each application fixing the subset of cores al-
located (from 1 to 6) and computed the coefficient of determi-
nation R2 and the mean absolute percentage error (MAPE)
as suggested by Sharifi et al. [22] using the application-spe-
cific performance measurements provided by libthroughput
instead of the IPC.
Table 1 reports the average and the standard deviation
of R2 and MAPE for the applications we analyzed. The av-
erages of the first metric, R2, is close to 1, which means
the performance model is quite accurate; the small standard
deviations say the averages holds for most of the applica-
tions apart from dedup and x264. These two applications
go through different execution phases, thus benefiting from
the online estimation of the performance model’s parame-
ters that is not employed for performance model assessment.
The averages and standard deviations of the second metric,
MAPE, leads to similar considerations with the addition of
quantitative information on the percentage error.
The rest of this section focuses on the experiments with
two instances of x264. Among the subset of the PARSEC 2.1
benchmark suite we employed, x264 is the most challenging
application and provides the opportunity to evaluate com-
plex scenarios, especially when two instances run at the same
time.2
3.2 Static Resource Allocation: Comparison
We compare the proposed user-space scheduler with two
standard (static) resource allocation mechanisms provided
by the cgroups subsystem of the Linux kernel: cpuset and
bandwidth. cpuset allows a group of threads to use a subset
2We show only the experimental results obtained with x264
for space constraints. Moreover, we limited our study to
workloads made up of two applications since our evaluation
platform cannot afford running more applications with rea-
sonable performance.
of the available cores. The cpuset subsystem is an exam-
ple of spatial scheduling solution while the bandwidth is a
more classical time-share scheduling approach. The band-
width subsystem enforces the reservation of a certain quota
of the multicore processor computational power over a pe-
riod of time for a cgroup.
Figures 2a and 2b show the behavior of the first and sec-
ond instances of x264, respectively, with the best static re-
source allocation to respect the QoS requirements of 8 and
12 frames/s or fps through the cpuset subsystem. The first
instance is assigned 2 cores (i.e., 0 and 1) while the second in-
stance gets 3 cores (i.e., 2-4). With these static resource allo-
cations both the applications satisfy the QoS requirements at
the end of the execution; however, during the execution the
performance measurements vary a lot between 6 and 13 fps
for the first instance and between 10 and 18 fps for the sec-
ond instance. This is due to the different execution phases,
which for x264 are input-dependent, the application goes
through. Ideally, one would want to keep the performance
measurements as close as possible to the QoS requirements
during the whole execution to avoid wasting resources. The
take out of this experiment is that: there exists no static
resource allocation that can be achieved through the cpuset
subsystem such that both the instances of x264 respect the
QoS requirements during the whole execution.
Figures 2c and 2d display the experimental results ob-
tained by replicating the previous experiments exploiting
the bandwidth subsystem. With the bandwidth subsystem,
applications make use of all the cores available, which are
six on our evaluation platform. The first instance of x264 is
assigned 33% of the bandwidth of the multicore processors,
which is approximately equal to the 2 cores assigned in the
previous experiment. The second instance gets 47% of the
bandwidth of the multicore processors, which is, once again,
approximately equal to the 3 cores assigned in the previ-
ous experiment. Even though the bandwidth subsystem is
much finer-grained than the cpuset subsystem, the take out
of this experiment is the same of the first. It is worth noting
that coupling the cpuset and bandwidth subsystems to per-
form static resource allocation yields equally unsatisfactory
experimental results.
3.3 Dynamic Resource Allocation
We evaluate the proposed performance-aware QoS-driven
scheduler for multicore processors in the same scenario of the
static resource allocation, with the same multi-programmed
workload and the same QoS requirements. performance man-
agers run every 50ms and update the performance model
at the same frequency by retrieving performance measure-
ments through libthroughput , which is capable of comput-
ing fresh information every 10ms. performance managers
demand new resource allocations and coordinate through
the resource allocator every 500ms. Each of these periods is
configurable and different configuration benefit different ap-
plications depending on the execution phases they may go
through.
Figures 2e and 2f show the experimental results obtained
by running the two instances of x264 with QoS requirements
of 8 and 12 fps, respectively. Both the performance profiles
track the QoS requirements after an initial settling phase
in which the performance model’s parameters converge to
their “real” values. Figures 2g and 2h display the subset of
the available cores assigned to the first and to the second
instance of x264, respectively. The resource allocations fol-
low the performance profile of the application, decreasing
the number of cores when the performance measurements
naturally rise because of the lower complexity of the video
and increasing the number of cores when the performance
measurements fall due to the higher complexity of the video.
Moreover, it is important to notice how the sum of the num-
ber of cores assigned to the first and second instances of
x264 never exceeds number of available cores thanks to the
re-distributing filter inside the resource allocator .
3.4 Discussion
The choice of exploiting the cpuset subsystem instead of
the bandwidth subsystem is actually sub-optimal for the pro-
posed approach for two reasons: first, the cpuset subsystem
is coarser-grained than the bandwidth subsystem and, sec-
ond, the cpuset subsystem requires, like the bandwidth sub-
system, running each multi-threaded application with a num-
ber of threads which is at least as high as the number of avail-
able cores. The first drawback is easy to understand since
the cpuset subsystem allows partitioning the bandwidth of
the hexa-core processors by multiple of ≈ 16%. This is-
sue is simply addressed by increasing the decision/actuation
frequency of the performance managers and resource allo-
cator . The cpuset subsystem enables resource allocation on
space axis; variable dynamic resource allocation either re-
quires multi-threaded applications to vary the number of
threads accordingly or to run with a number of threads
that allows exploiting the full parallelism of the multicore
processor. Conversely, the bandwidth subsystem always re-
quires multi-threaded applications to run with an adequate
number of threads since resource allocation is performed on
the time axis. With the cpuset subsystem multi-threaded
applications may end in unbalanced configurations where
some cores must handle more threads than others possibly
introducing artificial critical paths due to synchronization is-
sues. This is an issue we observe with the proposed approach
and it may require the adoption of advance load balancing
scheme such as Juggle [12].
4. RELATED WORK
Recently there has been extensive research on solutions to
maximize performance and/or respect QoS requirements.
Researchers focused on cache partitioning approaches [13,
23], memory bandwidth partitioning solutions [17], cores
partitioning algorithms [9, 21], and both time and space-
sharing approaches [5, 25]. Moreover, these works exploited
different decision-making techniques spanning from heuris-
tics [5, 9, 21, 25] to machine learning [7, 19], control the-
ory [22], a mix of them [11].
The proposed approach borrows the design of HRM from
Metronome [25] to leverage application-specific performance
measurements and explores the use of a PI controller instead
of the speedup-based approach from Metronome++ [5]. Like
METE [22], our user-space scheduler employs an ARMA
performance model coupled with a PI controller to imple-
ment the performance manager . METE handles multiple re-
sources (i.e., cores, cache ways, and memory bandwidth)
while the proposed approach partitions a single resource
(i.e., cores); our limitation is due to the fact that we im-
plemented the proposed approach on real hardware, while
METE cannot be implemented since cache ways and mem-
ory bandwidth partitioning is not supported by any com-
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(a) Performance profile of the first instance running with 2 cores.
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(b) Performance profile of the second instance running with 3
cores.
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(c) Performance profile of the first instance running with 33% of
the bandwidth.
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(d) Performance profile of the second instance running with 47%
of the bandwidth.
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(e) Performance profile of the first instance meeting the 8 fps re-
quirement.
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(f) Performance profile of the second instance meeting the 12 fps
requirement.
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(g) Core allocation for the first instance while meeting the 8 fps
requirement.
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(h) Core allocation for the second instance while meeting the
12 fps requirement.
Figure 2: Performance profiles of the two instances of x264 running simultaneously with various static resource alloca-
tions obtained through the cpuset and bandwidth subsystems, and performance profiles of the two instances of x264
running simultaneously with the proposed user-space scheduler.
modity multicore processor.
Orthogonal approaches [15] dynamically adjust the num-
ber of threads within multi-threaded applications to opti-
mize the overall efficiency of the system or proactively ad-
dresses the load balancing issue [12]. Coupling the proposed
approach with these approaches may solve the second is-
sue discussed in Section 3.4. The availability of Scheduler
Activations [2] can improve the efficiency of the proposed
approach avoiding costly kernel-space thread migrations in
favor of user-space thread migrations.
The proposed approach might recall a real-time scheduling
infrastructure. However, we believe the two scheduling solu-
tions are different in some of the key aspects. Let us focus on
priority-based real-time scheduling infrastructures that are
the one resembling more the proposed scheduling approach.
The earliest deadline first (EDF) is a priority-based schedul-
ing algorithm; with EDF an application i specifies a relative
deadline Di and a worst-case execution time Ci. Applica-
tions programmers may need to overestimate Ci to account
of workload variations among the deadlines. The overesti-
mation may in turn lead to a waste of resources (e.g., the
scheduling infrastructure implements a hard admission con-
trol policy and no application can exploit unused resources).
The proposed approach borrows ideas from adaptive systems
and accounts for application-specific performance measure-
ments and QoS requirements to gracefully adapt resource
allocation shifting from resource-centric solutions like real-
time scheduling infrastructures to a goal-oriented one.
5. CONCLUSIONS
We presented a performance-aware QoS-driven scheduler
for multicore processors and multi-programmed workloads
that sits on top of well-established resource allocation mech-
anisms, namely the cgroups subsystem of the Linux ker-
nel. The proposed approach harnesses application-specific
performance measurements and QoS requirements provided
through libthroughput , the user-space dual of HRM to ad-
dress the impedance-mismatch problem and turn the re-
source allocation problem into a goal-definition problem. In
addition, the proposed approach leverages a discrete-time
ARMA performance model and a RLS filter to dynamically
establish the relationship between the resource allocation
and the performance measurements. A set of PI controllers
determine suitable allotments of cores so as applications
can respect (if possible) QoS requirements. Experimental
results on a commodity multicore processor with emerging
real-world applications highlight the effectiveness of the pro-
posed approach that allows applications respecting QoS re-
quirements even in presence of execution phases.
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